




Aristotle 14"

01 -- COVER SHEET	21 -- BrasWell (LPC,RTC)
02 -- SYSTEM BLOCK DIAGRAM	22 -- BrasWell (USB,UART)
03 -- CLOCK MAP	23 -- Broadwell(POWER 1 OF 2)
04 -- POWER SEQUENCY DIAGRAM	24 -- BrasWell (POWER 2 OF 2)
05 -- POWER MAP	25 -- DDR3L (MD-1RX16)-A
06 -- SMBUS MAP	26 -- DDR3L (MD-1RX16)-B
07 -- DC Interface	27 -- EC+KBC (ENE9010) & ROM
08 -- PWR_DC CONN/BATT CONN	28 -- PWR LED/LID/TP CONN./HDMI
09 -- PWR_CHARGER	29 -- Micro SD CONN. & Thermal sensor
10 -- PWR_5V/3.3V	30 -- eMMC & M2 SSD
11 -- Empty	31 -- Audio (CODEC_ALC269Q)
12 -- PWR_DDR	32 -- WIFI & BT
13 -- PWR_VCC_CORE	33 -- USB3.0 & 2.0 CONN
14 -- PWR_VGG_CORE	34 -- eDP & CAM
15 -- PWR_MOIC	
16 -- Empty	
17 -- BrasWell (DISPLAY)	
18 -- BrasWell (DDR3L A/B)	
19 -- BrasWell (SPI,SATA,PCIE,AUDIO)	
20 -- BrasWell (GPIO/I2C/CLK)	

		Project: LENOVO_NB116BT	
		Engineer: Jason	
Size	Title: Cover		Rev
B			V01
Date:	Saturday, August 22, 2015	Sheet	1 of 37


Block Diagram





SOC


G3->S0



not assert

PLT_RST#


3nod三诺		Project: LENOVO_NB116BT	
		Engineer: Jason	
Size	Title:	Rev	
Custom	POWER SEQUENCY DIAGRAM	V01	
Date:	Saturday, August 22, 2015	Sheet	4 of 37





www.teknisi-indonesia.com

3nod 三诺		Project: LENOVO_NB116BT	
Custom		Engineer: Jason	
Size	Title: POWER MAP	Rev	V01
Saturday, August 22, 2015		5	37

HDMI




HDMI_DDC_DATA_IN_CON
HDMI_DDC_CLK_IN_CON




MHL_TMDS_DDC_DATA
MHL_TMDS_DDC_CLK

HV_DDIO_DDC_SDA
HV_DDIO_DDC_SCL



Braswell



+V3.3AL




+V1.8A



TP_SMB_DAT_3A
TP_SMB_CLK_3A

MF_SMB_DATA
MF_SMB_CLK

TP_SMB_DAT_3S
TP_SMB_CLK_3S




Vinafix.com

SMDATD
SMCLKD

EC
ENE 9028

IEDI_SDA
IEDI_SCL



EC_SMB1_DAT_3AL
EC_SMB1_CLK_3AL


Charger IC

EC_I2C0_SDA_3AL
EC_I2C0_SCL_3AL


SDA3
SCL3

Gauge IC

08: DC-IN & BATTERY CONNECTOR



09: BATTERY CHARGER




www.teknisi-indonesia.com


3nod 三诺		Project: LENOVO_NB116BT	
Size		Engineer: Frank	
Custom	Title: Charger	Rev	
Date: Saturday, August 22, 2015	Sheet	8	of 37

10: +V5A / +V3.3A POWER SUPPLY


+V5A:	+V3.3A:
1. I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 3.16A$	1. I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.22A$
2. Ripple Current: $I_{rip} = 3.72A$	2. Ripple Current: $I_{rip} = 2.36A$
3. Ripple Voltage: $ESR/1 = 15m\Omega$ $V_{rip} = 55.8mV$	3. Ripple Voltage: $ESR/1 = 15m\Omega$ $V_{rip} = 35.4mV$
4. Inductor Spec: $I_{sat} = 9.3A$ $I_{dc} = 6.3A$ $DCR = 30m\Omega$	4. Inductor Spec: $I_{sat} = 9.3A$ $I_{dc} = 6.3A$ $DCR = 30m\Omega$
5. MOSFET Spec: H/L-side MOSFET: MDV1548URH $R_{ds(ON)} = 27.8m\Omega$ ($V_{gs} = 4.5V$) $I_{cont} = 8.6A$ ($T = 25^\circ C$)	5. MOSFET Spec: H/L-side MOSFET: MDV1548URH $R_{ds(ON)} = 27.8m\Omega$ ($V_{gs} = 4.5V$) $I_{cont} = 8.6A$ ($T = 25^\circ C$)
6. Frequency: $F = 400KHz$	6. Frequency: $F = 475KHz$
7. OCP: Set = R1002 to 24.9K $V_{trip} = (R1002 \cdot 50uA/8) + 1 = 0.157V$ $I_{ocp} = V_{trip} / R_{ds(on)} + I_{ripple}/2 = 7.5A$	7. OCP: Set = R1003 to 24.9K $V_{trip} = (R1003 \cdot 50uA/8) + 1 = 0.157V$ $I_{ocp} = V_{trip} / R_{ds(on)} + I_{ripple}/2 = 7.0A$




Vinafix.com

		Project: LENOVO_NB116BT	
		Engineer: Jason	
Size	Title: Cover		Rev
Custom			V01
Date: Saturday, August 22, 2015		Sheet 11	of 37

12: DDR POWER SUPPLY




13: VCC0&VCC1 VCORE POWER SUPPLY




14: +VGG POWER SUPPLY


www.teknisi-indonesia.com



15: MOIC POWER SUPPLY



16 : RF Solution



3.4.4 DDI Disable Guidelines

Pin Name	System Pull-up/ Pull-down	Schematics Notes	✓
DDIx_TXP[3:0] DDIx_TXN[3:0]		No Connect	
DDIx_AUXP DDIx_AUXN		No Connect	
DDIx_HPD DDIx_DDC_CLK DDIx_DDC_DATA		No Connect	
DDIx_BKLTEN DDIx_BKLTCTL DDIx_VDDEN		No Connect	
DDIx_RCOMP_P DDIx_RCOMP_N		402 Ω ±1%	

3.6 Storage Interfaces

3.6.1 SD Card Interface

Secure Digital Card (SD Card). If μSD is not implemented, leave them NC except RCOMP.

ESD and EMI components must be placed on board.

Pin Name	System Pull-up/ Pull-down	Series Termination	Notes	✓
SDMMC3_D[3:0]	N/A	10 Ω	Bi-directional port used to transfer data to and from SD/HMC card. By default, after power up or reset, only D[0] is used for data transfer. A wider data bus can be configured for data transfer, using D[0]-D[3].	

3.5.1 MIPI*-CSI-2 Interface—Four (x4) Lanes

If MIPI*-CSI-1 are not implemented, leave them NC.

Pin Name	System Pull-up/ Pull-down	Notes	✓
MCSI_1_CLKP MCSI_1_CLKN	N/A	Point to Point connection to rear camera.	
MCSI_1_DP[3:0] MCSI_1_DN[3:0]	N/A	Point to Point connection to rear camera.	

Pin Name	System Pull-up/ Pull-down	Notes	✓
MCSI_2_CLKP MCSI_2_CLKN	N/A	Point to Point connection to front camera.	

3.5.2 Other MIPI*-CSI and Compensation Interface


If the other MIPI*-CSI signals (exclude MCSI_COMP) are not implemented, leave them NC.

Pin Name	System Pull-up/ Pull-down	Notes	✓
MCSI_3_CLKP MCSI_3_CLKN	N/A	Point to Point connection to front camera.	
MCSI_COMP	150 Ω (±1%) PD to GND.	This resistor should be placed as close to SoC as possible.	









3.5.3 Camera Side Band Signals





If SB signals are not implemented, leave them NC.

Pin Name	System Pull-up/ Pull-down	Notes (as example in CRB)	✓
GPIO_CAMERASB00		Connect from SoC to CAM_ACT_LED to control camera privacy LED.	
GPIO_CAMERASB01		Connect from SoC to FLASH_RESET_N at camera module.	



12/18 update






Port	CLK	Function
Port0	Port0	Un-used
Port1	Port1	WLAN (M.2)
Port2	Port2	Un-used
Port3	Port3	WLAN (MINI)

If some of the PCI Express* port(s) is not implemented on the platform:
PCIE_TXP/N [x] and PCIE_RXP/N [x] signals may be left unconnected, where
x* is the port number left no connect.

If no PCI Express* ports is implemented on the platform:
PCIE_Txp/n [3:0] and PCIE_Rxp/n [3:0] may be left unconnected.
Pull-up PCIE_CLKREQ[3:0]_N to V1P8A with 10-K* resistor.
PCIE_RCOMP_p/n may be left unconnected

DOC:540602 VER1.2

UX1D BSW_MCP_EDS



Signal Name	Disable Guideline
SATA_GP[3:0] SATA_LED_N	Each signal may be left as a No Connect or used as a GPIO. Additional considerations for each option are listed below. <ul style="list-style-type: none"> No Connect: Disable the relevant interface controller via the corresponding Soft Strap listed in the Braswell SoC Family SPI Flash Programming Guide. Additionally, configure the ball to be a GPIO by means of the system BIOS. See the BIOS Writers Guide for further details. GPIO: Disable the relevant interface controller via the corresponding Soft Strap listed in the Braswell SoC Family SPI Flash Programming Guide. Additionally, configure the ball to be a GPI or GPIO by means of the system BIOS. See the BIOS Writers Guide for further details.
SATA_TXP[1:0] SATA_TXN[1:0]	No-Connect.
SATA_RXP[1:0] SATA_RXN[1:0]	Connect to Ground.
SATA_RCOMP_P SATA_RCOMP_N	Connect as defined in Section 9.2.3, "SATA_RCOMP Compensation Guidelines".




Each signal may be left as a No Connect or used as a GPIO.

DOC:540602 Ver. 1.2

11.2.5 Disable Guidelines

Each signal may be left as a No Connect or used as a GPIO.

DOC:540602 Ver. 1.2



*Need setting by BIOS


USB 3.0	USB 2.0	Function	OC#
PORT-0	PORT-0	USB2.0/3.0	OC#0
	PORT-1	USB2.0	OC#1
	PORT-2	BT	
	PORT-3	USB2.0	OC#1
	PORT-4	Webcam	

USB3.0



22.2.9 USB 3.0 Disabling and Termination Guidelines
If a USB port(s) are not implemented on the platform, USB signals can be left unconnected. OC pins require a pull-up to V1P8A with 8.2-Kohm to 10-Kohm resistors. When USB OTG feature is not required, USB_OTG_ID and USB_VBUSSENS signals can be left unconnected. Additionally please refer to SPI programming Guide to set the soft strap for disabling USB OTG.
DOC: 540602 Ver. 1.2

USB3.0





3.7.2 USB 3.0 ports
Leave the unused USB differential signals as NC.
DOC: 544973 Ver. 1.2




Temperature (°C)	R1 (KΩ)	R2 (KΩ)	Ym	EC A/D
0	328.09	100	3.3	0.770865292
1	311.72	100	3.3	0.801457195
2	295.31	100	3.3	0.832881487
3	281.73	100	3.3	0.854485590
4	267.94	100	3.3	0.896835513
5	254.94	100	3.3	0.929734603
6	244.53	100	3.3	0.955128079
7	230.93	100	3.3	0.977039294
8	219.95	100	3.3	1.001378924
9	209.53	100	3.3	1.055124524
10	195.67	100	3.3	1.101284832
11	190.52	100	3.3	1.13673424
12	181.42	100	3.3	1.172524547
13	173.04	100	3.3	1.208702659
14	165.08	100	3.3	1.245048104
15	157.40	100	3.3	1.281601109
16	150.52	100	3.3	1.318312556
17	143.51	100	3.3	1.355180485
18	137.04	100	3.3	1.392111589
19	130.91	100	3.3	1.429105634
20	125.08	100	3.3	1.465145371
21	119.55	100	3.3	1.503074471
22	114.28	100	3.3	1.540904108
23	109.28	100	3.3	1.578834559
24	104.52	100	3.3	1.613534129
25	100	100	3.3	1.65
26	95.69	100	3.3	1.688289338
27	91.6	100	3.3	1.722338208
28	87.702	100	3.3	1.758105934
29	83.99	100	3.3	1.793474738
30	80.456	100	3.3	1.828700948
31	77.089	100	3.3	1.863467181
32	73.884	100	3.3	1.897838794
33	70.826	100	3.3	1.931790243
34	67.912	100	3.3	1.965314143
35	65.135	100	3.3	1.998564974
36	62.486	100	3.3	2.030944204
37	59.956	100	3.3	2.063014734
38	57.64	100	3.3	2.094572143
39	55.23	100	3.3	2.125605855
40	53.054	100	3.3	2.155101768
41	50.918	100	3.3	2.185028501
42	48.927	100	3.3	2.215404445
43	47.045	100	3.3	2.244210256
44	45.219	100	3.3	2.272429916
45	43.473	100	3.3	2.300034539
46	41.809	100	3.3	2.327139282
47	40.211	100	3.3	2.353595552
48	38.686	100	3.3	2.379475938
49	37.227	100	3.3	2.404774571
50	35.832	100	3.3	2.4294717




- +V3.3A -> +V3.3A 7,10,12,13,14,15,16,21,27,28,30,32
- +V5A -> +V5A 7,10,12,13,14,15,16,28,33
- +V3.3S -> +V3.3S 7,16,21,23,27,28,29,30,31,34
- +V3.3AL -> +V3.3AL 8,10,20,21,27,28,29
- +V1.8A -> +V1.8A 7,15,17,19,20,21,23,27,28,29,30,32,34
- +V1.8S -> +V1.8S 7,17,19,23,29,30,34





(Place these Parts near DDR)




Strap for DDR3L/ 96 balls BGA Package (x16)						
Type	Vendor	VDDQ	Speed(Mb/s)	Clock(MHz)	Part Number	Size
256Mx16	NANYA	1.35V	1333	667	NTSCC256M16BP-CG	4Gb
256Mx16	SK HYNIX	1.35V	1333	667	H5TCA6G3MFR-HBA	4Gb
256Mx16	SK HYNIX	1.35V	1600	800	H5TCA6G3AFR-PBA	4Gb

LEDS


Power on

Battery Charge

LID Switch





Pin	Name	IO	Description
12	PCD	I	Chip power down. Active LOW. Internal pull-up at ~150kΩ, 3.3V I/O PCD = H: Normal operation (default) L: Chip power down
8	DCIN_EN	I	DC coupling enable. Internal pull-down at ~150kΩ, 3.3V I/O DCIN_EN = L: AC coupling input (default) H: DC coupling input
13	EQ	I	Receiver equalization setting. Internal pull-down at ~150kΩ, 3.3V I/O EQ = L: Programmable EQ for channel loss up to 12.4dB @ 3.0Gbps (default) H: Programmable EQ for channel loss up to 4.3dB @ 3.0Gbps M: Programmable EQ for channel loss up to 8.6dB @ 3.0Gbps
15	PRE	I	Output pre-emphasis setting for data. Internal pull-down at ~150kΩ, 3.3V I/O PRE = L: No pre-emphasis (default) H: 2.5dB pre-emphasis





HDMI Level Shifter

Layout: Place close to capacitor Branch point




HDMI CONN



+VSS0	+VSS	7.29,31
+VSS0	+VSS	7.10,12,13,14,15,16,22,33
+VSS1	+VSS	7.18,21,22,23,27,28,30,31,34
+VSS1	+VSS	7.10,11,16,20,21,22,23,27,28,30,32,34
+VSS2	+VSS	7.10,11,16,20,21,22,23,27,28,30,32,34
+VSS3	+VSS	7.10,11,16,20,21,22,23,27,28,30,32,34


Project:	LENOVO NB116BT
Engineer:	Jason
Date:	2023/05/16
Rev:	1.0

Change solution



+3V +1.8V_VO Selection	
SDIO_3_1P8_EN	+3V +1.8V_VOUT (V)
1	+1.8 V
0	+3.3 V

www.teknisi-indonesia.com





Thermal Sensor


ALERT# point hardware power-on setting

The default value could be set after power up 100ms by different pull-up resistor of ALERT# pin:


PULL-UP RESISTOR		TEMPERATURE (°C)
ALERT	2kΩ	75
	7.5kΩ	90
	10.5kΩ	100
	14kΩ	105
	18.7kΩ	110



Micro SD Connector




Vinafix.com





+V1.85 7.17,19,23,29,34
+V3.35 7.16,21,22,23,27,28,29,31,34

Project: LENOVO NB116BT	
Engineer: Jason	
Title: eMMC & M2 SSD	Rev: 1.0
Date: 2024-09-27	By: Jason






INTERNAL SPEAKER




3nod 三诺		Project: LENOVO_NB116BT	
		Engineer: Jason	
Size	Title: Audio Codec	Rev	V01
Custom	Date: Saturday, August 22, 2015	Sheet	31 of 37

+3_3VAux=>2.75A Peak/1.1A Normal
for connect standby function




Screw Hole





3nod 三诺		Project: LENOVO_NB116BT	
Size		Engineer: Jason	
Title: WIFI & BT		Rev: V01	
Date: Saturday, August 22, 2015	Sheet 32 of 37		


5/23 CB6 25V 0805 change 10V 0603




5/23 UB1 change IC




5/18 Remove Charger IC



USB2.0/USB3.0 port 1




7/13 Change Pin define for Audio Crossover





USB port 0

USB port 1



+V5A 7,10,12,13,14,15,16,22,28



EE SDV to SIV

6/25 Page.27 Add Reset IC U2702 circuit.
6/25 Page.28 Change Touch PAD Pin define and Power(5V), follow 11" pin define.
6/25 Page.28 Reserve Touch PAD Click PU.
6/25 Page.29 Change RCR12 from PU to NC, SOC already have internal PU.
6/25 Page.30 Change eMMC Power from "S" change to "A", "S" will leak voltage.

6/30 Page.28 Change HDMI CONN, for production.
6/30 Page.33 Change USB3.0 CONN, for production.
6/30 Page.31 Del DA1 Pin.2 (HDA_RST_AUDIO#), HDA_RST_AUDIO# level(1.8V) different with Audio PD# Pin(3.3V).

7/01 Page.31 Change Speaker Pin define, follow EA pin define.
7/01 Page.30 Del eMMC reserve +V3.3S and RS14, it will not used.

7/02 Page.27 Install RI13, Uninstall RI20, for Change Version ID to SIT build.
7/02 Page.21 RX45 from 2.7K change to 1K, raise voltage level.

7/03 Page.20 Install RX172,RX173 , Uninstall QX9, change level to 1.8V.
7/03 Page.21 Install RX174,RX175,RX176,RX177,RX180,RX181 , Uninstall QX2,QX3,QX5, change level to 1.8V.
7/03 Page.19 Remove UX3 ROM Socket, on board BIOS ROM.
7/03 Page.27 Remove UI1 ROM Socket, on board EC ROM.
7/03 Page.29 Uninstall RT3, Install RT1402, for change level to 1.8V.
7/03 Change QCR1,QX2,QX3,QX4,QX5,QX7,QX9,QX11,QX12,QX13 from NX3008NBKS to LBSS138DW1T1G, follow SDV SMT part.
7/03 Page.27 Add Reserve RI76
7/03 Page.33 Change USB Daughter Board Conn to 24Pin.

7/08 Page.27 Uninstall QX12,QX13, SMB don't need connect to SOC.

7/08 Page.22 Add R9062,R9063, reserve RX166,RX167, add Port0 to UART debug.

7/13 Page.20 CX9,CX10 from 18pF Change to 15pF, reference vendor crystal test.
7/13 Page.31 CA20,CA21,CA22 from Caps Change to 0 ohm RA15,RA16,RA17, for Audio crosstalk test.
7/13 Page.33 Change J_OUT Conn pin define, For Audio Crosstalk issue.
7/13 Page.27 SKU1,2,3 Uninstall R9059, test EC control reset.

7/16 Page.18 RX170 change from 100K to 10K, follow CRB.

7/17 Page.28 RH24,RH25,RH26,RH27,RH29,RH30,RH31,RH32 change from 0 to 12 ohm, EMC solution.
7/17 Page.21 Change YX2 CL=7pF, CX12,CX13 change to 5pF, Vendor suggestion.
7/17 Page.18 RX171 Change from 0 ohm to 1K ohm, fix signal glitch.
7/17 Page.27 Uninstall Reset IC circuit, EC could support it.

EE SIV to SVOP

8/12 Page.28 OR10 change from 150 ohm to 330 ohm, for LED brightness.
8/17 Page.27 Change SW1,SW2 for ME issue.
8/17 Page.27 Install RI21, Uninstall RI25, for version ID.
8/18 Page.08 Add reserve CON0803, for SMT CONN.
8/18 Page.21 Change CX12,CX13 from 5pF to 5.6pF, Vendor suggestion.
8/18 Page.20 Uninstall RX172, for thermal shutdown.
8/18 Page.29 Install RT3, Uninstall RT1402, for thermal shutdown.
8/19 Page.18 Add RX195 o ohm.
8/21 Page.28 Change LED connection, for S5 power consumption.

Already Sent ECN To Vic

12/15 Page.28 Add CH9 (install) & DCRH1(noninstall) to circuit to solve HDMI hot plug ESD issue.

EMC

7/06 Page.29 Add ESD D2710,D2711.
7/06 Page.28 Add ESD D2708,D2709,C2011,C2012
7/06 Page.33 Add ESD D2703,D2704,D2705,D2706,D2707,CR1,C2010,LM8,LM9,RS40,RS41,RS42,RS43
7/14 Page.33 Install D2703,D2704,D2705,LM4,LM6,LM7, Uninstall RS19,RS20,RS21,RS22,RS23,RS24.
7/15 Page.34 RF solution install LK2, uninstall RK3,RK4.
7/15 Page.28 RH24,RH25,RH26,RH27,RH29,RH30,RH31,RH32 Change from 0 ohm to 22 ohm. Already Sent ECN To Vic

7/16 Page.16 Add reserve RF plane Caps.

8/17 Page.17 Add CX108 5pF in SDMMC3_CLK_R.
8/18 Page.33 Change D2703,D2704,D2705 ESD part, for cost.
8/18 Page.31 Move CA476,CA477,CA480,CA481 close to SOC.
8/18 Page.31 Install CA474,CA475,CA478,CA479.

Vinafix.com

SDV to SIT

POWER CHANGE LIST

6/29	Page.8	Change Gauge IC circuit. Change CN0802 pin definition. Pin4 BATT_ID2 ==> BATT_ID. Pin5 BATT_ID1 ==> BATT_TSN Pin6 BATT_THER ==> BATT_TSP Pin7/8/9/10/11 GND ==> BAT_GND
7/1	Page.10	Add C1028/C1029 10uF 25V on VBAT_+V3.3A_+V5A.
7/1	Page.13	Change R1302 from 25.5k to 13k and R1329 from 20k to 24k.
7/1	Page.14	Change R1402 from 35.7k to 18k and R1429 from 20k to 24k.
7/3	Page.8	Add JP0801 between +VCHG and BATT+.
7/3	Page.9	Change C0913 ground from GND to SGND_CHG. Change C0913 value from 2.2uF to 4.7uF.
7/7	Page.10	Add R1028 200ohm.
7/8	Page.8	Add R0840 10k to pull high +V3.3AL on EC_BATT_ID2. Non-pop R0830,C0821,R0825,R0827,Q0801,Q0802,R0828,C0822
7/8	Page.13	Pop C1312 1000pF.
7/8	Page.14	Pop C1412 1000pF.
7/9	Page.10	Delete D1004,D1005,R1011.

www.teknisi-indonesia.com